![]() |
| Figure 1: For analysis purposes. it's critical to separate read and write bursts of interest |
You need to test, we're here to help.
You need to test, we're here to help.
24 April 2017
Testing the DDR Memory Interface's Physical Layer (Part III)
11 April 2017
Testing the DDR Memory Interface's Physical Layer (Part II)
![]() |
| Figure 1: Shown is a typical BGA package for DDR memory |
05 April 2017
Testing the DDR Memory Interface's Physical Layer (Part I)
![]() |
| Figure 1: Clock, strobe, and data are three critical signals in DDR test |
29 March 2017
Fundamentals of the DDR Memory Interface
![]() |
| Figure 1: A representative test setup for physical-layer DDR testing |
20 January 2017
Back to Basics: Three-Phase Sinusoidal Voltages
![]() |
| Figure 1: Three-phase AC voltages consist of three voltage vectors |
08 December 2016
Back to Basics: Fundamentals of AC Line Power (Part II)
| Figure 1: AC line voltage is a single-phase vector that rotates at a given frequency |
18 November 2016
Back to Basics: The Fundamentals of Power
Subscribe to:
Posts (Atom)





