![]() |
| Figure 1: A representative test setup for physical-layer DDR testing |
You need to test, we're here to help.
You need to test, we're here to help.
29 March 2017
Fundamentals of the DDR Memory Interface
20 January 2017
Back to Basics: Three-Phase Sinusoidal Voltages
![]() |
| Figure 1: Three-phase AC voltages consist of three voltage vectors |
08 December 2016
Back to Basics: Fundamentals of AC Line Power (Part II)
| Figure 1: AC line voltage is a single-phase vector that rotates at a given frequency |
18 November 2016
Back to Basics: The Fundamentals of Power
30 September 2016
Dynamic Range, Signal Integrity, and ESD Pulses
![]() |
| Figure 1: Use your oscilloscope's full vertical range to take full advantage of the ADC's resolution |
28 September 2016
How Does Sampling Rate Affect ESD Pulse Measurements?
| Figure 1: Characterization of an ESD pulse's rise time depends largely on the oscilloscope's sampling rate |
13 September 2016
Why IEEE's Pulse Definitions and ESD Pulses Don't Mix
![]() |
| Figure 1: The IEEE's pulse definitions, which don't fit the bill for measuring ESD pulses |
Subscribe to:
Posts (Atom)




